Software Testing Verification

Research Frontiers in Testing Protocol State Machine Specification

Verifying that protocol implementations correctly adhere to state machine specifications under all valid and invalid input sequences.

All Software Testing & Verification PhD categories