Cybersecurity

Research Frontiers in Covert Channel Elimination Hardware Design Verification

Formal verification methods to detect and eliminate timing and side-channel covert communication channels in hardware architecture designs.

All Cybersecurity PhD categories